

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 04/23/2004

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/091,698	03/05/2002	Brian N. Ripley	100202181-1	7441
7590 04/23/2004			EXAMINER	
HEWLETT-PACKARD COMPANY			INOA, MIDYS	
Intellectual Pro	perty Administration			
P.O. Box 272400			ART UNIT	PAPER NUMBER
Fort Collins, CO 80527-2400			2188	<u> </u>

Please find below and/or attached an Office communication concerning this application or proceeding.

for

		Application No.	Applicant(s)			
	Office Action Summary	10/091,698	BRIAN RIPLEY			
		Examiner	Art Unit			
•	The MAILING DATE of this communication	Midys Inoa	2188			
Period fo	or Reply	appears on the cover sheet w	ur the correspondence address			
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR RE MAILING DATE OF THIS COMMUNICATIOnsions of time may be available under the provisions of 37 CFI SIX (6) MONTHS from the mailing date of this communication a period for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory per uncertainty within the set or extended period for reply will, by streply received by the Office later than three months after the med patent term adjustment. See 37 CFR 1.704(b).	ON. R 1.136(a). In no event, however, may a r 1. a reply within the statutory minimum of thir eriod will apply and will expire SIX (6) MON tatute, cause the application to become AE	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 1	1 February 2004.				
•	This action is FINAL. 2b) This action is non-final.					
3)□	Since this application is in condition for allo	owance except for formal matt	ters, prosecution as to the merits is			
	closed in accordance with the practice und	ler <i>Ex parte Quayle</i> , 1935 C.D). 11, 453 O.G. 213.			
Disposit	ion of Claims					
5) <u></u> 6)⊠	Claim(s) <u>1-14, 16-20 and 23-25</u> is/are pend 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) <u>1-14, 16-20 and 23-25</u> is/are reject	ndrawn from consideration.				
-	Claim(s) is/are objected to.	ad/ar alastias requirement				
اـــا(٥	Claim(s) are subject to restriction ar	id/or election requirement.				
Applicat	ion Papers					
·	The specification is objected to by the Exan					
10)⊠	The drawing(s) filed on <u>05 March 2002</u> is/a		•			
	Applicant may not request that any objection to	• • • • • • • • • • • • • • • • • • • •	• •			
11)	Replacement drawing sheet(s) including the con The oath or declaration is objected to by the	,				
•	·	E LABITIMET. NOTE THE ATTACHET	1 Office Action of form F 10-132.			
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for fore All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the papplication from the International Bu See the attached detailed Office action for a	nents have been received. nents have been received in A priority documents have been reau (PCT Rule 17.2(a)).	Application No received in this National Stage			
Attachmen	ot(s) ce of References Cited (PTO-892)	A) 🔲	Summany (PTO 412)			
2) 🔲 Notic 3) 🔲 Infor	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB cr No(s)/Mail Date) Paper No(s	Summary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152)			

Application/Control Number: 10/091,698

Art Unit: 2188

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claim1-14, 16-20, and 23-25 are rejected under 35 U.S.C. 102(e) as being anticipated by Perego et al. (204/0019756 A1).

Regarding Claim 1, Perego et al. discloses a variable width memory system (300) comprising a bus for communicating information (Figure 6A and 6B, Signal lines 645 and 650); a plurality of variable width memory locations coupled to said bus, said variable width memory locations having various bit widths to store information (PB0-PB7, Figure 3 and Page 2 paragraph 0031- Page 3 paragraph 034), wherein said plurality of variable width memory locations receive a number of bits corresponding to the width of the variable memory locations; and a controller coupled to said bus (Figures 6A and 6B, 605), said controller directs access to said plurality of variable width memory locations.

Regarding Claim 2, Perego discloses variable width memory locations included on a single memory substrate (see Figure 3).

Regarding Claim 3, the memory of Perego's system could be a RAM, especially since it has similar components and behaves somewhat similarly to the RAM disclosed in Figure 2.

Page 3

Art Unit: 2188

Regarding Claims 4-5, the memory locations of Perego have individual addresses and therefore, are identified by unique internal identifiers. These addresses are used by the controller in making access request. Additionally, such addresses can be part of a mapping system used at the time of access that can be implemented in the Row address buffer and refresh counter 225 and the Column address buffer and refresh counter 230 (see paragraph 0011).

Regarding Claim 6, in the system of Perego, two memory locations could have the same width depending on the parameters being used by the configuration logic 310 (paragraphs 0033-0034).

Regarding Claim 7, Perego discloses variably configuring the width of the memory in order to achieve a reduction in processor operations and power usage (paragraph 0031).

Regarding Claim 8 and 14, Perego et al. discloses a variable width memory (300) comprising receiving a register indicator corresponding to a register (Mode register 220); accessing a memory cell (one of memory banks PB0-PB7) based on said register indicator, wherein said memory cell is allocated a storage size correlating to the bit capacity of said register (Paragraph 0012); and transferring information between said memory cell and another component (controller 605), wherein said information includes the same number of bits as said bit capacity.

Regarding Claims 9-10, the indicator in register 220 is dependent on a command received by control logic 215 from processor 605 (Paragraph 0008). In this case, the command that the control logic 215 receives is a processing criteria associated with a processor.

Art Unit: 2188

Regarding Claim 11, information is often transferred in the form of packets; therefore, such information being transferred to and from the memory could be in the form of a packet; where a packet can be a group of bits or bytes of information.

Regarding Claim 12, the information being transferred to and from the memory also includes information such as column access enable, row access enable, and write commands. These commands are associated with certain fields in the memory that perform certain functions this completing such commands (see Figure 3).

Regarding Claim 13, the information being transferred that is associated with certain fields is sequentially received and taken in by the command decoder 210 within the memory 300 (see Figure 3).

Regarding Claim 20, Perego et al. discloses a variable memory width assignment method (paragraphs 0031-0034) comprising analyzing a data block configuration specification (from mode register 220); identifying bits in a portion of said block of data, wherein said portion corresponds to information grouped in an arrangement that facilitates reduction of processing instructions; and assigning a memory location width equal to said number of bits in said portion of said block of data (paragraphs 0012 and 0033-0034), wherein said data block is arranged in accordance with a communication packet configuration specification. Since information is often transferred in the form of packets; data blocks being transferred to and from the memory could be in the form of a packet; where a packet can be a group of bits or bytes of information. Therefore, in assigning the width of a memory location, the size of a packet is also being configured.

Application/Control Number: 10/091,698

Art Unit: 2188

Regarding Claims 16-18, as in all memories, the variable width memory of Perego et al. has many memory locations uniquely identified by memory addresses, which could be known as external identifiers.

Regarding Claim 19, Perego et al. discloses a variable width memory system, which inherently arranges the width bits in a contiguous manner in order to provide easier access.

Regarding Claim 23, Perego et al. discloses a variable width memory assignment system (300) comprising a means for communicating memory location identifiers (addresses communicated through Signal lines 645 and 650 and inputted into the memory system through I/O buffer 325); a means for storing information in a uniquely identifiable different width memory locations corresponding to said memory location identifiers (PB0-PB7, Figure 3 and Page 2 paragraph 0031- Page 3 paragraph 034), wherein said means for storing said information returns a number of bits equal to the width of one of said uniquely identifiable different width memory locations in response to a read request (read data is returned to data control circuit 315 which then routes data to the I/O buffer so that it may be provided to the requestor, Figure 3, Page 3 paragraph 0034); and a means for managing a connection with said uniquely identifiable different width memory locations (data control circuit 315, Figure 3), wherein said means for managing said connection supervises writing and reading of information to and from said uniquely identifiable different width memory location.

Regarding Claim 24, Perego et al. discloses a memory assignment system (300) wherein said means for managing said connection (315) includes a means for tracking a correspondence (data routing logic, Page 3, paragraph 0034) between said uniquely identifiable variable widths memory (305) and register identifiers (320).

Art Unit: 2188

Regarding Claim 25, Perego et al. discloses a variable width memory assignment system (300) wherein said register identifiers (320) are provided by a means for processing said information (Page 3, paragraph 0039).

Allowable Subject Matter

3. The indicated allowability of claims 20 and 23 is withdrawn in view of the newly discovered reference to Perego et al. Rejections based on the newly cited reference can be seen above.

Response to Arguments

4. Applicant's arguments with respect to claims 1-8 and 20 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2188

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Inoa whose telephone number is (703) 305-7850. The examiner can normally be reached on M-F 7:00am - 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Midys Inoa
Examiner
Art Unit 2188

MI

JACK A. LAME PRIMARY EXAMINER